
FIG. 1



2/8

## FIG. 2A




FIG. 2B

INPUT	ENABLE	OUTPUT
0	1	0
1	1	1
Х	1	Х
Х	0	1
Х	Х	Х

3/8

## FIG. 3A




FIG. 3B

INPUT	ENABLE	M	OUTPUT
0	1	1	0
1	1	0	1
Х	1	Х	Х
Х	0	0	1
Х	Х	Х	Х

4/8

## FIG. 4A




FIG. 4B

INPUT	ENABLE	OUTPUT
0	1	0
1	1	1
Х	1	Χ
X	0	1
Х	Х	Х

FIG. 5A




FIG. 5B

INPUT	ENABLE	OUTPUT
0	1	0
1	1	1
Х	1	Χ
Х	0	1
Х	Х	Х

FIG. 6




FIG. 7




FIG. 8

